kirigaya/digital-ide
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Update README.md

Browse Source
This commit is contained in:
Priself 2025-02-21 17:04:26 +08:00 committed by GitHub
parent 378646c65e
commit 04f9227b9a
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -46,5 +46,5 @@
## Bug Fixes
- Fixed a bug where comments on `input` and `output` were not displayed correctly in the documentation.
- Fixed a bug in the Icarus Verilog simulation feature where duplicate paths were included as compilation parameters.
- Fixed a bug in the Icarus Verilog simulation feature where adding or removing <code>`include</code> would cause simulation compilation to fail (the `instModPathStatus` property of the instance was not updated).
- Fixed a bug in the Icarus Verilog simulation feature where adding or removing <code>`include</code>` would cause simulation compilation to fail (the `instModPathStatus` property of the instance was not updated).
- Fixed other known bugs.