11 lines
130 B
Verilog
11 lines
130 B
Verilog
`define awda adwwa
|
|
|
|
module hello;
|
|
|
|
initial begin
|
|
$display("hello world");
|
|
$finish;
|
|
end
|
|
|
|
|
|
endmodule |