4 lines
45 B
Systemverilog
4 lines
45 B
Systemverilog
module chip;
|
|
import chip_pkg::*;
|
|
endmodule
|
module chip;
|
|
import chip_pkg::*;
|
|
endmodule
|