kirigaya/digital-lsp-server
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
53 Commits 1 Branch 0 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
LSTM-Kirigaya dc368a508f Merge branch 'add_vhdl' of https://github.com/Digital-EDA/digital-lsp-server
2024-10-01 14:33:33 +08:00
rust_hdl @ d3f01fe8ec
add utils of vhdl | add document_symbol
2024-09-30 23:01:06 +08:00
src
Merge branch 'add_vhdl' of https://github.com/Digital-EDA/digital-lsp-server
2024-10-01 14:33:33 +08:00
sv-parser @ 3002b3970b
实现模块跨文件的定义跳转
2024-10-01 02:04:41 +08:00
test/client
更新结构
2024-09-07 19:37:26 +08:00
testfiles
update UT
2024-09-24 19:20:19 +08:00
.gitignore
add utils of vhdl | add document_symbol
2024-09-30 23:01:06 +08:00
.gitmodules
update dependency
2024-09-30 12:32:55 +08:00
Cargo.lock
remove unused vhdl_ls
2024-10-01 00:02:09 +08:00
Cargo.toml
remove unused vhdl_ls
2024-10-01 00:02:09 +08:00
config.toml
实现 digit hover
2024-09-27 17:06:26 +08:00
LICENSE
first commit
2024-09-06 15:29:46 +08:00
README.md
first commit
2024-09-06 15:30:30 +08:00
rustfmt.toml
save
2024-09-27 14:53:40 +08:00

README.md

为 Digital IDE 设计的 lsp server

Description
digital lsp server
Readme 420 KiB
Languages
Rust 97.1%
Verilog 1.1%
SystemVerilog 1%
TypeScript 0.4%
VHDL 0.2%
Other 0.2%