{
    "creator": "Yosys 0.48+5 (git sha1 7a362f1f7, clang++ 18.1.2-wasi-sdk -Oz)",
    "modules": {
        "half_adder": {
            "attributes": {
                "top": "00000000000000000000000000000001",
                "src": "/root/half_adder.v:1.1-8.10"
            },
            "ports": {
                "a": {
                    "direction": "input",
                    "bits": [
                        2
                    ]
                },
                "b": {
                    "direction": "input",
                    "bits": [
                        3
                    ]
                },
                "sum": {
                    "direction": "output",
                    "bits": [
                        4
                    ]
                },
                "carry": {
                    "direction": "output",
                    "bits": [
                        5
                    ]
                }
            },
            "cells": {
                "$auto$simplemap.cc:75:simplemap_bitop$80": {
                    "hide_name": 1,
                    "type": "$_AND_",
                    "parameters": {},
                    "attributes": {
                        "src": "/root/half_adder.v:6.18-6.23"
                    },
                    "port_directions": {
                        "A": "input",
                        "B": "input",
                        "Y": "output"
                    },
                    "connections": {
                        "A": [
                            2
                        ],
                        "B": [
                            3
                        ],
                        "Y": [
                            5
                        ]
                    }
                },
                "$auto$simplemap.cc:75:simplemap_bitop$81": {
                    "hide_name": 1,
                    "type": "$_XOR_",
                    "parameters": {},
                    "attributes": {
                        "src": "/root/half_adder.v:7.16-7.21"
                    },
                    "port_directions": {
                        "A": "input",
                        "B": "input",
                        "Y": "output"
                    },
                    "connections": {
                        "A": [
                            2
                        ],
                        "B": [
                            3
                        ],
                        "Y": [
                            4
                        ]
                    }
                }
            },
            "netnames": {
                "a": {
                    "hide_name": 0,
                    "bits": [
                        2
                    ],
                    "attributes": {
                        "src": "/root/half_adder.v:2.9-2.10"
                    }
                },
                "b": {
                    "hide_name": 0,
                    "bits": [
                        3
                    ],
                    "attributes": {
                        "src": "/root/half_adder.v:3.9-3.10"
                    }
                },
                "carry": {
                    "hide_name": 0,
                    "bits": [
                        5
                    ],
                    "attributes": {
                        "src": "/root/half_adder.v:4.10-4.15"
                    }
                },
                "sum": {
                    "hide_name": 0,
                    "bits": [
                        4
                    ],
                    "attributes": {
                        "src": "/root/half_adder.v:5.10-5.13"
                    }
                }
            }
        }
    }
}