kirigaya/sv-parser
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Update README

Browse Source
This commit is contained in:
dalance 2019-07-30 17:16:35 +09:00
parent 195b30a442
commit 4e1c6bd5b7
1 changed files with 12 additions and 40 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

52
README.md
View File

@ -79,46 +79,18 @@ A parser library for System Verilog.
# Test Status # Test Status
| Clause | Test | | Clause | Test | Clause | Test | Clause | Test | Clause | Test |
| ------ | ---- | | ------ | ---- | ------ | ---- | ------ | ---- | ------ | ---- |
| 3 | x | | 3 | x | 13 | | 23 | | 33 | |
| 4 | x | | 4 | x | 14 | | 24 | | 34 | |
| 5 | x | | 5 | x | 15 | | 25 | | 35 | |
| 6 | | | 6 | | 16 | | 26 | | 36 | |
| 7 | | | 7 | | 17 | | 27 | | 37 | |
| 8 | | | 8 | | 18 | | 28 | | 38 | |
| 9 | | | 9 | | 19 | | 29 | | 39 | |
| 10 | | | 10 | | 20 | | 30 | | 40 | |
| 11 | | | 11 | | 21 | | 31 | | | |
| 12 | | | 12 | | 22 | | 32 | | | |
| 13 | |
| 14 | |
| 15 | |
| 16 | |
| 17 | |
| 18 | |
| 19 | |
| 20 | |
| 21 | |
| 22 | |
| 23 | |
| 24 | |
| 25 | |
| 26 | |
| 27 | |
| 28 | |
| 29 | |
| 30 | |
| 31 | |
| 32 | |
| 33 | |
| 34 | |
| 35 | |
| 36 | |
| 37 | |
| 38 | |
| 39 | |
| 40 | |
## Missing entry of specification ## Missing entry of specification