Update README
This commit is contained in:
parent
c5e4a719ac
commit
c90eab16d6
@ -1,7 +1,7 @@
|
|||||||
# sv-parser
|
# sv-parser
|
||||||
Parser library for System Verilog ([IEEE1800-2017](https://standards.ieee.org/standard/1800-2017.html)).
|
Parser library for System Verilog ([IEEE1800-2017](https://standards.ieee.org/standard/1800-2017.html)).
|
||||||
|
|
||||||
[](https://github.com/dalance/sv-parser/actions)
|
[](https://github.com/dalance/sv-parser/actions)
|
||||||
[](https://crates.io/crates/sv-parser)
|
[](https://crates.io/crates/sv-parser)
|
||||||
[](https://docs.rs/sv-parser)
|
[](https://docs.rs/sv-parser)
|
||||||
|
|
||||||
|
Loading…
x
Reference in New Issue
Block a user