kirigaya/sv-parser
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
sv-parser/sv-parser-pp/testcases/expected/ifdef_nested.sv
damc c16de493ab ppTests mv ifdef_nested
2022-07-21 10:58:34 +02:00

6 lines
37 B
Systemverilog
Raw Blame History

module A;
wire a = 1'b0;
endmodule
Reference in New Issue View Git Blame Copy Permalink