2022-07-21 13:14:24 +02:00

3 lines
63 B
Systemverilog

`define A 42 // Comment
interface i #(p = 42) (); endinterface