3 lines
56 B
Systemverilog
3 lines
56 B
Systemverilog
module and_op (a, b, c);
|
|
`include "test2.svh" endmodule
|
module and_op (a, b, c);
|
|
`include "test2.svh" endmodule
|