10 lines
78 B
Systemverilog

`define A \
initial begin // comment \
end
module test();
`A
endmodule