9 lines
94 B
Systemverilog
9 lines
94 B
Systemverilog
output a;
|
|
input b, c;
|
|
|
|
`ifdef behavioral
|
|
wire a = b & c;
|
|
`else
|
|
and a1 (a,b,c);
|
|
`endif
|