2022-07-21 13:07:29 +02:00

5 lines
76 B
Systemverilog

`define MOD_INST u_mysubmod
module mymod;
mysubmod u_mysubmod() ;
endmodule