2022-04-03 15:37:22 +08:00

18 lines
199 B
Systemverilog

// it's for test
`ifndef ABCD
`define ABCD
package my_package;
import uvm_pkg::*;
import internal_pkg::*;
// include
`include "test21.sv"
endpackage : my_package
`endif