7 lines
76 B
Systemverilog
7 lines
76 B
Systemverilog
module a;
|
|
initial begin
|
|
if (`__LINE__ == 0) begin
|
|
end
|
|
end
|
|
endmodule
|