2022-07-21 13:42:27 +02:00

4 lines
37 B
Systemverilog

module and_op (a, b, c);
endmodule