4 lines
85 B
Systemverilog
4 lines
85 B
Systemverilog
module and_op (a, b, c);
|
|
`include "included.svh" `include "included.svh"
|
|
endmodule
|