7 lines
68 B
Systemverilog
7 lines
68 B
Systemverilog
module a;
|
|
initial begin
|
|
if (3 == 0) begin
|
|
end
|
|
end
|
|
endmodule
|