11 lines
129 B
Systemverilog
11 lines
129 B
Systemverilog
module and_op (a, b, c);
|
|
output a;
|
|
input b, c;
|
|
|
|
`ifdef behavioral
|
|
wire a = b & c;
|
|
`else
|
|
and a1 (a,b,c);
|
|
`endif
|
|
endmodule
|