5 lines
65 B
Systemverilog
5 lines
65 B
Systemverilog
module and_op (a, b, c);
|
|
// a
|
|
`include "test2.svh"
|
|
endmodule
|