4 lines
55 B
Systemverilog
4 lines
55 B
Systemverilog
module and_op (a, b, c);
|
|
`include "test3.sv"
|
|
endmodule
|
module and_op (a, b, c);
|
|
`include "test3.sv"
|
|
endmodule
|