4 lines
70 B
Systemverilog
4 lines
70 B
Systemverilog
module and_op (a, b, c);
|
|
`include "included.svh" // comment
|
|
endmodule
|