10 lines
119 B
Verilog
10 lines
119 B
Verilog
module SimpleAdd_2(
|
|
input [7:0] a, b,
|
|
output [7:0] c
|
|
);
|
|
|
|
assign c = a + b;
|
|
|
|
|
|
endmodule //SimpleAdd
|