2023-08-24 11:58:55 +08:00

6 lines
99 B
Verilog

module hello;
initial begin
$display("hello world");
$finish;
end
endmodule