Digital-Test/user/src/generate.v

8 lines
123 B
Verilog

module led (
input key, // key in
output led // led out
);
assign led = ~key;
endmodule //led