2023-12-12 13:25:26 +08:00

366 B

title
TODO

If you have some suggestions, just propose a issue.

  • Embedded VCD waveform display
  • Optimized Yosys integrated interface
  • More friendly finite state machine interface
  • More comprehensive syntax checking
  • Port checking
  • Embedded cross-platform iverilog simulator